VEDIC MULTIPLIER IN PYTHON A SOFTWARE APPROACH TO REDUCED PARTIAL PRODUCTS AND DELAY

Main Article Content

Arun Kumar Das
Dr. Arvind Kourav
Nehal Mathur

Abstract

Traditional multiplication algorithms impose significant computational overhead, particularly when operating on large integers within software environments. Although hardware implementations of Vedic multipliers have demonstrated substantial reductions in propagation delay and partial product complexity, their software-level applicability remains insufficiently explored. This investigation presents a Python-based implementation of the Urdhva Tiryagbhyam multiplication algorithm, conducting rigorous performance benchmarking against Python's native multiplication operator across operand sizes ranging from 8 to 2048 bits. Experimental results reveal that while Python's native implementation, leveraging Karatsuba decomposition and C-level optimization, achieves execution times between 93 and 25,092 times faster than the Vedic approach, the latter offers theoretical advantages in partial product organization and algorithmic clarity. Complexity analysis demonstrates that Vedic multiplication reduces addition operations by 18-1,720 operations for 16–128-bit operands compared to schoolbook methods, though both maintain O(n²) asymptotic complexity. The crossover at which Python transitions to sub-quadratic algorithms (70 decimal digits) establishes a critical threshold where Karatsuba's O(n^1.585) complexity surpasses quadratic approaches. This work contributes empirical evidence quantifying the software-hardware performance dichotomy in Vedic arithmetic, providing insights applicable to educational computing platforms, domain-specific acceleration opportunities, and algorithm design pedagogy. Findings suggest that while Vedic methods face substantial overhead barriers in general-purpose Python execution, their conceptual framework merits consideration for specialized numerical computing contexts and instructional environments where algorithmic transparency supersedes raw execution velocity.

Downloads

Download data is not yet available.

Article Details

How to Cite
Das, A. K., Kourav, A., & Mathur, N. (2026). VEDIC MULTIPLIER IN PYTHON A SOFTWARE APPROACH TO REDUCED PARTIAL PRODUCTS AND DELAY. Journal of Global Research in Mathematical Archives(JGRMA), 13(3), 1–11. Retrieved from https://jgrma.com/index.php/jgrma/article/view/704
Section
Review Articles

References

[1] M. N. Chandrashekara and S. Rohith, “Design of 8 Bit Vedic Multiplier Using Urdhva Tiryagbhyam Sutra With Modified Carry Save Adder,” in 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT), IEEE, May 2019, pp. 116–120. doi: 10.1109/RTEICT46194.2019.9016965.

[2] S. Dhole, S. Shembalkar, T. Yadav, and P. Thakre, “Design and FPGA Implementation of 4x4 Vedic Multiplier using Different Architectures,” Int. J. Eng. Res. Technol., vol. 6, no. 4, 2017.

[3] S. S. P. S., C. Dinesh Kumar Reddy, S. Ranganath Reddy, and C. Arul Murugan, “Implementation of multiplier using Vedic mathematics,” Mater. Today Proc., vol. 65, pp. 3921–3926, 2022, doi: 10.1016/j.matpr.2022.04.1021.

[4] V. S. Jr, “How Does CPython Multiply Big Numbers?,” 2021.

[5] R. Snehamrutha, “Development and In-Vitro Evaluation of a Sustained-Release Transdermal Patch for Improved Patient Adherence,” ESP Int. J. Adv. Sci. Technol., vol. 2, no. 4, pp. 34–43, 2024, doi: 10.56472/25839233/IJAST-V2I4P105.

[6] A. Bhayani, “How Python Handles Gigantic Integers,” 2020.

[7] G. Maddali, “Efficient Machine Learning Approach Based Bug Prediction for Enhancing Reliability of Software and Estimation,” SSRN Electron. J., vol. 8, no. 6, 2025, doi: 10.2139/ssrn.5367652.

[8] H. R, A. S. R., C. R, J. K. S., and M. N, “Design of Vedic multiplier using Urdhva Tiryagbhyam Sutra,” Int. J. Adv. Res. Ideas Innov. Technol., 2019.

[9] A. Mulani, “Design and Implementation of 256-bit Vedic Multiplier on Reconfigurable Platform,” STM Journals, vol. 15, no. 3, p. 56 65.

[10] A. Ayantayo et al., “Network intrusion detection using feature fusion with deep learning,” J. Big Data, vol. 10, no. 1, p. 167, Nov. 2023, doi: 10.1186/s40537-023-00834-0.

[11] S. K. Chintagunta, “Survey of Containerization , Orchestration , and CI / CD Integration on DevOps in Modern Software Development,” Int. J. Curr. Eng. Technol., vol. 13, no. 6, pp. 610–618, 2023, doi: 10.14741/ijcet/v.13.6.14.

[12] A. Sharma, A. Kumar, and V. Basotia, “An Overview of Vedic Mathematics Sutras with Application,” J. Emerg. Technol. Innov. Res., vol. 11, no. 8, 2024, doi: 10.1729/Journal.41211.

[13] V. Shah, “An Analysis of Dynamic DDoS Entry Point Localization in Software-Defined WANs,” Int. J. Adv. Res. Sci. Commun. Technol., vol. 4, no. 6, pp. 442–455, Nov. 2024, doi: 10.48175/IJARSCT-22565.

[14] S. A and S. A, “Modified vedic multiplier architecture using Nikhilam and Karatsuba algorithms with hybrid adders for enhanced performance,” 2026.

[15] O. Enoksson and Enok, “Faster large integer multiplication,” 2022.

[16] A. Golubin, “Python internals: Arbitrary-precision integer implementation,” 2017.

[17] V. Skvortsov, “Python behind the scenes #8: how Python integers wor,” 2021.

[18] Reddit, “large-integer computation speed,” 2006.

[19] M. M. M. Asad, I. Marouf, and Q. A. Al-Haija, “Review Of Fast Multiplication Algorithms For Embedded Systems Design,” Int. J. Sci. Technol. Res., pp. 238–242, 2017.

[20] S. K. Chintagunta and S. Amrale, “AI in Code , Testing , and Deployment : A Survey on Productivity Enhancement in Modern Software Engineering,” Int. J. Curr. Eng. Technol., vol. 13, no. 6, pp. 627–634, 2023, doi: 10.14741/ijcet/v.13.6.16.

[21] S. K. Chintagunta, “Generative AI Approaches to Automated Unit Test Case Generation in Large-Scale Software Projects,” ESP J. Eng. Technol. Adv., vol. 4, no. 1, pp. 150–157, 2024, doi: 10.56472/25832646/JETA-V4I1P121.

[22] N. Bhaskhar, “Design of an Optimized Low Power Vedic Multiplier Unit for Digital Signal Processing Applications,” 2014.

[23] V. Kaushik and H. Saini, “A Review on Comparative Performance Analysis of Different Digital Multipliers,” Adv. Comput. Sci. Technol., pp. 1257–1272, 2017.

[24] S. R. Deshmukh and D. L. Bhombe, “Performance Comparison of Different Multipliers using Booth Algorithm,” vol. 3, no. 2, 2014, doi: 10.17577/IJERTV3IS21104.

[25] D. Geethanjali and A. I. Sasidharan, “Comparison of Multipliers Based on Modified Booth Algorithm,” Int. J. Eng. Res. Appl., vol. 3, no. 1, 2013.

[26] K. M.Gaikwad and M. S. Chavan, “Vedic Mathematics for Digital Signal Processing Operations: A Review,” Int. J. Comput. Appl., vol. 113, no. 18, pp. 10–14, Mar. 2015, doi: 10.5120/19924-1503.

[27] S. K. Chintagunta, “The Role of Artificial Intelligence in Software Engineering: A Review of Frameworks, and Impact on the Software Development Life Cycle,” Int. J. Emerg. Res. Eng. Technol., vol. 6, no. 4, pp. 72–79, 2025, doi: 10.63282/3050-922X.IJERET-V6I4P109.

[28] S. Garg, “Next-Gen Smart City Operations with AIOps & IoT : A Comprehensive look at Optimizing Urban Infrastructure,” J. Adv. Dev. Res., vol. 12, no. 1, 2021, doi: 10.5281/zenodo.15364012.

[29] Switowski, “How to Benchmark (Python) Code,” 2022.

[30] J. Kalia and V. Mitta, “Performance Enhancement of the RSA Algorithm by Optimize Partial Product of Booth Multiplier,” Int. J. Electron. Eng. Res., vol. 9, no. 8, 2017.

[31] C. Rafferty, M. O’Neill, and N. Hanley, “Evaluation of Large Integer Multiplication Methods on Hardware,” IEEE Trans. Comput., vol. 66, no. 8, pp. 1369–1382, Aug. 2017, doi: 10.1109/TC.2017.2677426.

[32] E. Ustun, I. San, J. Yin, C. Yu, and Z. Zhang, “IMpress: Large Integer Multiplication Expression Rewriting for FPGA HLS,” in 2022 IEEE 30th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), IEEE, May 2022, pp. 1–10. doi: 10.1109/FCCM53951.2022.9786123.

[33] S. Southwell, “Finite impulse response filters Part 1: Convolution and HDL,” 2023.

[34] H. P. Cyril and S. Kumara, “DevSecOps-Driven Security Integration in the Software Development Lifecycle Using CI/CD Pipelines,” in 2026 IEEE 5th International Conference on AI in Cybersecurity (ICAIC), IEEE, Feb. 2026, pp. 1–6. doi: 10.1109/ICAIC67076.2026.11395737.

Similar Articles

<< < 1 2 3 4 5 6 7 8 9 > >> 

You may also start an advanced similarity search for this article.